




PLL (Phase Locked Loop)
Fig. 1
(prior art)




data triggered PLL (Phase Locked Loop)






							may alternatively implement non-
# missing data edge transitions	phase	phase error normalized to 1 on edges	normaliz	ed to 1	ю	wns	linear shift in PLL phase relative
		•					וט עמומ אוומסק ווו מטסקוולם טו עמומ
0					Ţ	Ţ	edge transitions
1				1/2	2/2	1.5	
7			1/3	2/3	3/3	2.0	
ĸ		1/4	2/4	3/4	4/4	2.5	
4	1/5	2/2	3/2	4/5	5/2	3.0	
•					•	•	


programmable CP current (or on time) that adapts to data edge transition density within data triggered PLL Fig. 4



programmable CP current (or on time) that adapts to data edge transition density within data triggered PLL Fig. 5




method for recovering clock from a data signal



method for determining missing edge transitions of the data signal

end



method for recovering clock from a data signal